

WHAT IS CLAIMED IS:

1 1. A method of planarizing active layers of devices on a semiconductor structure comprising
2 the steps of:

3 providing a semiconductor structure, said semiconductor structure having a top layer of
4 dielectric material and areas of metallization defined in the top surface of said layer of dielectric
5 material;

6 depositing TMR devices at selected locations over said areas of metallization, said TMR
7 devices having a known height above said top surface of said top layer of dielectric;

8 depositing a first dielectric layer over said top surface of said dielectric layer and over
9 said semiconductor devices;

10 forming a dummy layer of dielectric material over said first dielectric layer to a thickness
11 equal to said known height of said active semiconductor devices;

12 forming a dummy structure pattern mask over said dummy layer of dielectric material;

13 etching said dummy layer of dielectric selective to said first dielectric layer so as to leave
14 portions of said dummy layer as dummy structures on said top surface of said top layer of said
15 dielectric, said dummy structure having a height equivalent to said known height;

16 depositing another layer of dielectric material over said active semiconductor devices and
17 said dummy structures, said another layer of dielectric material having a thickness at least greater
18 than said known height of said semiconductor devices.

1 2. The method of claim 1 wherein the semiconductor structure is according to an XPC
2 architecture, and the TMR elements are deposited directly on top of the metallization.

1 3. The method of claim 1 wherein the semiconductor structure is according to an FET
2 architecture, the metallization is covered by a thin insulation layer, the TMR elements are
3 deposited on top of said thin insulation layer and are connected by a local interconnect to an
4 adjacent read wire.

1 4. The method of claim 1 wherein said TMR structure comprises at least two layers of
2 metallization.

1 5. The method of claim 1 wherein said first dielectric conformal layer is resistant to the
2 diffusion of copper atoms and ions.

1 6. The method of claim 3 wherein said step of depositing a first dielectric layer comprises
2 the step of depositing a layer selected from the group consisting of silicon nitride (Si_3N_4), Silicon
3 oxy nitride (SiON), silicon carbide (SiC) and aluminum oxide (Al_2O_3).

1 7. The method of claim 3 wherein said step of depositing another layer of dielectric material
2 comprises the step of depositing a layer of silicon oxide (SiO_2).

1 8. The method of claim 3 wherein said step of depositing another layer of dielectric material
2 comprises the step of depositing a layer of a low K dielectric.

1 9. The method of claim 5 further comprising the steps of:
2 etching wire trenches in said silicon oxide layer down to said coating of silicon nitride;
3 further etching vias through said coating of silicon nitride in selective ones of said
4 trenches to said lines of metallization in said top layer of dielectric; and
5 filling said trenches and vias with a conductive metal.

1 10. The method of claim 7 wherein said steps of etching trenches and vias comprises forming
2 an etch mask with lithography and reactive ion etching said silicon oxide.

1 11. The method of claim 1 wherein said step of etching said another layer of dielectric
2 comprises the step of patterning a hardmask with MUV (mid-ultraviolet) lithography and etching
3 said another layer of dielectric with an oxide etch selective to silicon nitride.

1 12. The method of claim 1 wherein active semiconductor devices include Tunnel Junction
2 devices.

1 13. The method of claim 8 wherein said conductive metal is copper.

1 14. The method of claim 1 wherein said step of etching dummy structures comprises the
2 steps of depositing said layer of dielectric to a thickness equivalent to said known height, and
3 etching to remove all of said dummy layer except those portions protected by the photoresist
4 mask.

1 15. The method of claim 1 wherein said step of depositing active semiconductor elements is
2 according to the pattern factor rules for fill structures and during planarization for MRAM
3 structures and said step of forming dummy structures follows less stringent rules and uses MUV
4 (Mid-UltraViolet) lithography.

1 16. The method of claim 7 further comprising the step of depositing a coating of TaN
2 (tantalum nitride) over trenches and vias.

1 17. The method of claim 4 wherein said step of etching dummy structures comprises the step
2 of depositing said dummy layer to a thickness substantially equal to said known height, etching

- 3 said dummy layer with a process selective to said first conformal dielectric layer and stripping
- 4 said photoresist mask to leave said dummy structures.